Coulomb blockade in a Si channel gated by an Al single-electron
  transistor by Sun, L. et al.
ar
X
iv
:0
70
8.
15
20
v2
  [
co
nd
-m
at.
me
s-h
all
]  
5 O
ct 
20
07
Coulomb blockade in a Si channel gated by an Al single-electron transistor
L. Sun,∗ K. R. Brown,† and B. E. Kane
Laboratory for Physical Sciences, 8050 Greenmead Drive, College Park, Maryland 20740, USA
We incorporate an Al-AlOx-Al single-electron transistor as the gate of a narrow (∼100 nm) metal-oxide-
semiconductor field-effect transistor (MOSFET). Near the MOSFET channel conductance threshold, we observe
oscillations in the conductance associated with Coulomb blockade in the channel, revealing the formation of
a Si single-electron transistor. Abrupt steps present in sweeps of the Al transistor conductance versus gate
voltage are correlated with single-electron charging events in the Si transistor, and vice versa. Analysis of these
correlations using a simple electrostatic model demonstrates that the two single-electron transistor islands are
closely aligned, with an inter-island capacitance approximately equal to 1/3 of the total capacitance of the Si
transistor island, indicating that the Si transistor is strongly coupled to the Al transistor.
Single-electron transistors (SETs) are sensitive electrom-
eters, able to detect a small fraction of an electron charge,
with a sensitivity around 10−6 e/
√
Hz.1 They have been ex-
tensively utilized for metrology2 and may have applications
in quantum information processing.3,4 While metal SETs are
more common, Si SETs are desirable because of their bet-
ter stability5 and their ease of incorporation into Si quantum
computation architectures.6
In this letter, we present results from a Si SET self-aligned
and vertically coupled to a metal SET. An Al-AlOx-Al SET
is incorporated as the gate of a narrow (∼100 nm) n-channel
metal-oxide-semiconductor field-effect transistor (MOSFET).
Near the channel conductance threshold, we observe Coulomb
blockade oscillations in the conductance, revealing the unin-
tentional formation of tunnel barriers in the channel and the
creation of a Si SET. We simultaneously monitor the conduc-
tance of each SET and observe a clear correlation between
single-electron charging events in the two SETs, indicating
that the SET islands are closely situated. The large charge
(∼0.33-0.35 e) induced onto the Al SET island by the addi-
tion of another electron onto the Si SET island indicates that
the Si SET is strongly coupled to the Al SET, in the sense
that the inter-island capacitance is comparable to the total Si
SET capacitance. Consequently, this device structure could be
used to study individual tunneling events in the Si SET,7 and
it represents a single-electron current switch.8 It could also be
used to probe defect charge motion in MOS structures under
large electric field at low temperature,9 a potential source of
decoherence for Si quantum computation.10
Figure 1(a) shows a scanning electron micrograph of a typ-
ical sample. Fabrication starts with the oxidation of a Si(100)
wafer (resistivity ρ > 8,000 Ω cm) at 1000 ◦C, yielding a
SiO2 thickness of about 20 nm. The wafer is selectively ion
implanted with P at an energy of 50 keV and an areal density
of 5× 1014/cm2 to create n+ contacts. To limit the extent of
the channel, p+ regions outside of the n+ contacts are created
by another ion implantation of B at 18 keV with an areal den-
sity of 5× 1014/cm2 [Fig. 1(b)]. The peak densities of both
dopants are high enough to conduct at 20 mK and reside close
to the Si/SiO2 interface. If the two implantations are inter-
changed, a p-channel device can be made instead, so that both
polarities can be fabricated on a single chip. After both im-
plantations, the wafer is annealed at 950 ◦C for 60 s to acti-
vate the dopants and to repair implantation damage. Electron-
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FIG. 1: (a) SEM image of a typical device. The Al SET island
forms during the second of two evaporations at different angles. (b)
Schematic of the measurement circuit. The conductance of each SET
is measured using independent circuits. The red region represents the
MOSFET conducting channel confined between the two p+ regions.
The circles containing the letter “A” represent current-sensitive am-
plifiers. (c) Coulomb blockade oscillations of the Si SET differential
conductance as a function of the relative bias Vn+ between the Al
SET and the Si SET at Vg =−0.604 V.
beam lithography and self-aligned double angle evaporation
are used to fabricate the leads and island of the Al SET,11 as
well as an Al side gate, used to modulate the conductance of
both the Al SET and the MOSFET channel [Fig. 1(a)]. Fi-
nally, the sample is annealed at 425 ◦C in forming gas for 30
min to passivate dangling bonds at the Si/SiO2 interface.
All of the measurements that we present here were made
on a single device at a temperature of about 20 mK. A 1 T
magnetic field was applied to keep the Al SET in the normal
state. The device survived multiple thermal cycles to room
temperature and displayed only small background charge off-
set variations between cycles. To avoid confusion, we present
data from a single cooldown.
Figure 1(b) shows a schematic of the measurement circuit.
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FIG. 2: Simultaneously measured conductances of both SETs. [(a)
and (c)] Coulomb blockade oscillations of the Al and Si SET conduc-
tances, respectively, at Vg =−0.610 V. [(b) and (d)] Conductance of
the Al and the Si SET, respectively, vs Vg and Vn+.
Both n+ contacts are dc biased at Vn+, while the Al SET is
grounded except for a small dc bias Vds ∼ 100 µV. An ac ex-
citation Vac = 10 µV rms at 46 Hz is applied between the two
n+ contacts to measure the channel differential conductance.
The two p+ regions are dc biased at potential Vp+ =−0.800 V
to confine the channel to a small region between them. Fig-
ure 1(c) presents typical data for the channel differential con-
ductance (Gch = Iacch/Vac) as a function of Vn+ at constant side
gate voltage Vg = −0.604 V. The appearance of Coulomb
blockade oscillations is surprising, because no tunnel barriers
are deliberately engineered in the channel.
In order to determine the coupling strength between the
two SETs and to infer the proximity of the islands, systematic
sweeps of Vg and Vn+ are performed while the conductances
of both SETs are measured. Figure 2(b) shows the Al SET
conductance (GAl = Ids/Vds), and Fig. 2(d) shows the channel
SET differential conductance versus Vg and Vn+. If each SET
were electrostatically isolated from the other, its conductance
maxima would trace out straight lines in these graphs. Discon-
tinuities from this straight-line behavior evident in Figs. 2(b)
and 2(d) are a signature of discrete charging events close to
the SET islands, events we would expect to observe if the two
islands were in close proximity.8,12,13 To confirm this hypoth-
esis, the maxima in Figs. 2(b) and 2(d) are fitted with Gaus-
sians, and the resulting peak centroids are plotted in Fig. 3.
The two SETs display a clear correlation: whenever an Al
SET conductance peak trace meets one from the Si SET, it
makes an abrupt step, and vice versa. Because each peak trace
corresponds to a unit change in the number of electrons on the
corresponding SET island, this correlation proves that single-
electron charging events in one SET are coupled to the other.
To more quantitatively explain the above results, we have
modeled the device using the circuit depicted in Fig. 4(a).
Under the assumption that the system can minimize its elec-
trostatic energy automatically by independently adjusting the
number of electrons NSi and NAl on the two SET islands, the
total electrostatic energy of this circuit is given in matrix form
by14
E(NAl,NSi,Vg,Vn+) =
1
2
QT
(
CΣ Al −Cc
−Cc CΣ Si
)−1
Q. (1)
Here, CΣ Al = C1 +C3 +Cc +Cg Al and CΣ Si = C2 +C4 +
Cc +Cg Si are the total capacitance of the Al SET and of
the Si SET island, respectively, and Q = (−eNAl +Cg AlVg +
C3Vn+,−eNSi+Cg SiVg+C2Vn+)T includes the virtual and ac-
tual charges on the SET islands.14 Under energy degenerate
conditions, Coulomb blockade is lifted, resulting in the max-
imal SET conductances. There are in total six such degener-
acy conditions associated with adding or subtracting one elec-
tron from an SET island, determined by E(NAl,NSi,Vg,Vn+) =
E(NAl+δNAl,NSi+δNSi,Vg,Vn+)+(δNSi)eVn+. Here, δNAl =
0,±1; δNSi = 0,±1; and |δNAl+δNSi|< 2, and (δNSi)eVn+ is
the extra work done by voltage source Vn+ when one electron
tunnels through junction C2.15 These equations establish the
hexagonal phase diagram depicted in Fig. 4(b), and there is
a correspondence evident between this diagram and the data
in Fig. 3. However, the capacitances associated with the Si
SET appear to be bias voltage dependent, resulting in the non-
identical hexagons in the data.
There are in total seven capacitance parameters in our cir-
cuit model. C1 = 282± 6 aF is extracted from diamond chart
measurements (not shown) with the MOSFET in the off state
(Vn+ = 0 V). C1 is dominated by overlap between the Al SET
leads and its island and should be insensitive to the pres-
ence or absence of an underlying MOSFET channel. The
remaining six parameters can be extracted from the slopes
S1, S2, S3 and the separations ∆1, ∆2, ∆3 of each hexagon
in Fig. 3, as defined in Fig. 4(b). We extract these param-
eters from the data as follows. First, the boundaries given
by δNAl+δNSi = ±1 (the nominally straight lines traced out
by the data in Fig. 3) are each fitted to a line. Boundaries
corresponding to δNAl+δNSi = 0 (an effective transfer of an
electron from one island to the other) are not clearly visible, so
they are determined by neighboring intersections of the visible
boundaries. To compensate for gradual changes in the capaci-
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FIG. 3: Conductance maxima of both SETs vs Vn+ and Vg. Red
dots and blue dots are Gaussian fits to the data in Figs. 2(b) and
2(d), respectively. Black lines are a linear fit to the points on each
edge. The regions labeled a, b, c, and d are the four hexagons whose
parameters are presented in Table I.
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FIG. 4: (a) Circuit model for the coupled SET system. NAl and NSi
are the number of electrons on the Al and the Si SET island, respec-
tively. Due to the very small drain-source bias of each SET, we can
simplify the two tunnel barrier capacitances for each SET to a sin-
gle capacitance (C1 and C2) as shown. (b) Hexagonal phase diagram
based on the model in (a). Each hexagon represents a configuration
with a different number of charges on the SET islands. S1, S2, and
S3 are the slopes of the hexagon edges. ∆1, ∆2, and ∆3 are the sepa-
rations between opposite parallel edges of the hexagon.
TABLE I: Capacitances of the four hexagons labeled in Fig. 3 for the
circuit model in Fig. 4.
hexagon C2(aF) Cc(aF) C3(aF) C4(aF) Cg Al(aF) Cg Si(aF)
a 20±6 16±1 14±1 7±1 4.1±0.2 6.0±0.2
b 32±6 21±1 7±1 1±1 4.6±0.3 6.0±0.3
c 32±4 22±1 7±1 2±1 4.1±0.3 6.7±0.2
d 31±5 21±1 10±1 2±1 3.9±0.2 5.9±0.2
tances with bias voltage, averages are made for the slopes and
separations from opposite boundaries within each hexagon.
Then, the six unknown capacitances can be extracted by solv-
ing six analytical equations relating S1, S2, S3, ∆1, ∆2, and ∆3.
Discrete background charge motion near the SET islands,
which changes the electrostatics of the system, makes sys-
tematic study of all the hexagons in Fig. 3 difficult. The
capacitances for the four typical hexagons labeled in Fig. 3
are presented in Table I. For hexagon a, CΣ Si = 49± 6 aF.
A diamond chart measurement of the Si SET near this bias
point (not shown) gives CΣ Si = 49± 3 aF, in good agree-
ment and confirming the validity of the circuit model. Signif-
icantly, for all the hexagons in Table I, Cc/CΣ Si ∼ 33%–35%
indicates that the Si SET is strongly coupled to the Al SET,
while Cc/CΣ Al ∼ 5%–7% explains why the discontinuities in
Fig. 2(d) are less obvious than those in Fig. 2(b).
If the overlap between the two SET islands were perfect,
the value of Cc as calculated from the Al SET island dimen-
sions and the SiO2 thickness would be about 30 aF. This is
close to the values in Table I for hexagons b–d. The small
values for C4 in these hexagons mean that there is almost no
overlap between the Si SET island and the Al SET leads. This
strongly suggests that the induced Si SET island is located
directly beneath the Al SET island.
We hypothesize the following reasons for the formation of
an aligned SET in the channel. Although the width of the SET
island and that of the leads in the evaporation shadow mask are
the same, the SET island is formed during the second evapora-
tion. A slow pinch-off of features in the mask during the first
evaporation therefore makes the island slightly narrower than
the leads. If the angle between the evaporations is incorrect,
there may also be a lateral offset between the island and leads.
This island/leads width asymmetry and lateral offset may lead
to lateral constrictions in the MOSFET channel below, creat-
ing tunnel barriers and therefore an SET in the channel aligned
with the Al SET above.
This SET sandwich architecture could be used to char-
acterize the MOS structure at low temperature via a cross-
correlation measurement between the two SETs.4 For exam-
ple, measurements of the Al SET show that about 10 electrons
have already accumulated on the Si SET island when the first
measurable Si SET conductance peak appears. This architec-
ture could help identify sources of unwanted charge motion
that may also be sources of decoherence for Si quantum com-
putation. Because the SiO2 layer could be made much thinner,
future experiments could more fully explore the strongly cou-
pled two-SET regime.
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